Stability synthesis of power hardware-in-the-loop (PHIL) simulation by Dargahi Kafshgarkolaei, Mahdi et al.
This is the author’s version of a work that was submitted/accepted for pub-
lication in the following source:
Dargahi, M., Ghosh, A., & Ledwich, G.
(2014)
Stability synthesis of power hardware-in-the-loop (PHIL) simulation. In
Proceedings of the 2014 IEEE PES General Meeting | Conference & Ex-
position, IEEE, National Harbor, MD, pp. 1-5.
This file was downloaded from: http://eprints.qut.edu.au/80158/
c© Copyright 2014 by IEEE
Notice: Changes introduced as a result of publishing processes such as
copy-editing and formatting may not be reflected in this document. For a
definitive version of this work, please refer to the published source:
http://dx.doi.org/10.1109/PESGM.2014.6939021
Stability Synthesis of Power Hardware-in-the-Loop 
(PHIL) Simulation 
 
Mahdi Dargahi, Student Member, IEEE, Arindam Ghosh, Fellow, IEEE, 
and Gerard Ledwich, Senior Member, IEEE 
 
Abstract--A virtual power system can be interfaced with a 
physical system to form a power hardware-in-the-loop (PHIL) 
simulation. In this scheme, the virtual system can be simulated in 
a fast parallel processor to provide near real-time outputs, which 
then can be interfaced to a physical hardware that is called the 
hardware under test (HuT). Stable operation of the entire system, 
while maintaining acceptable accuracy, is the main challenge of a 
PHIL simulation. In this paper, after an extended stability analy-
sis for voltage and current type interfaces, some guidelines are 
provided to have a stable PHIL simulation. The presented analy-
sis have been evaluated by performing several experimental tests 
using a Real Time Digital Simulator (RTDS™) and a voltage 
source converter (VSC). The practical test results are consistent 
with the proposed analysis. 
 
Index Terms--PHIL, RTDS, Real-Time Simulation, Interface 
Issues, Stability of PHIL 
I. INTRODUCTION 
N POWER hardware-in-the-loop (PHIL) simulation, a real-
time parallel processing computer system, that can simulate 
a large electric network, is interfaced with a physical system 
through D/A and A/D converters and a power amplifier. This 
has the advantage that it can provide an opportunity to investi-
gate the hardware under test (HuT) repeatedly in real test con-
ditions. Wide variety of tests and experiments on power sys-
tems, which are costly, difficult and risky to be practically 
examined, can be economically and safely implemented 
through a PHIL simulation. Moreover, this method has the 
potential to reveal the full extent of system interactions to be 
expected in the final design stage [1-3]. 
A PHIL test can be realized using several simulation tools. 
Among them Real Time Digital Simulator (RTDS) is one of 
the prominent platforms to perform complex power system 
simulations in near real-time [4]. It consists of high speed pro-
cessors and several I/O cards that can be used to interface 
RTDS to any real world hardware. RTDS has been used by 
researchers to implement and test their ideas [5-7]. 
There should be an appropriate power interface between the 
virtual network and HuT to manage low power signals from 
the simulation and the medium or high power absorption or 
production from the HuT. An ideal interface has unity gain 
and does not impose any time delay or phase distortion to as-
sure the integrity of the PHIL simulation. However, in prac-
tice, an ideal interface is not possible and the closed loop will 
have time delay associated with signal exchange. Therefore, P- 
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HIL simulations will always have some errors due to the im-
perfection of the interface [8, 9]. 
There are two different stability aspects that need attention 
for PHIL simulation. One is the numerical stability associated 
with the splitting a system into two parts. The other is associ-
ated with the practical implementation, such as the power con-
verter bandwidth, sensor noise, time delay, and ripple of the 
power amplifier [2]. In addition to stability, accuracy of the 
results is another important issue. Stability and accuracy re-
quirements can be achieved using an appropriate interface 
between the virtual and hardware side of a test [8]. 
In this paper, stability and accuracy problems of PHIL sim-
ulations are analytically addressed and impacts of employing a 
low-pass filter (LPF) and changing its parameters are investi-
gated. The presented studies have been tested experimentally 
using an RTDS. 
II. EFFECT OF INTERFACE ALGORITHM ON STABILITY 
Consider a hypothetical system which is split into two parts 
and each part is represented by its Thevenin equivalence. Such 
a network is shown in Fig. 1. To form a PHIL test, the left part 
is supposed to be simulated in a real-time simulator and is 
considered as the virtual part, while the network at the right is 
assumed to be the HuT. Components of each section are de-
noted by the relevant subscripts. Stability of such PHIL im-
plementation depends on the interface and equivalent imped-
ance of the two sides. This is discussed below. 
 
Fig. 1.  The system under study. 
A. Voltage Type Interface 
Using a voltage type ideal transformer model (ITM) [1, 10] 
interface algorithm, the system in Fig. 1 can be represented as 
the network shown in Fig. 2. Here a controlled current source 
replaces the HuT part, while the voltage of the virtual side is 
imposed on the HuT by a controlled voltage source. 
 
Fig. 2.  System under study divided into two parts based on voltage type ITM. 
Let us assume that this controlled current source injects the 
same amount of current as the HuT network draws in the orig-
I 
inal circuit. Then the voltage across this current source, vVirtual, 
is expected to be equal to the voltage across the HuT in the 
original network. So vVirtual can be measured and be used as the 
reference for a controlled voltage source. The voltage source 
then must follow this reference voltage and generate vVirtual at 
its terminals. Then the HuT current, iHuT can be measured to be 
given as an input to the controlled current source. System in 
Fig. 2 can be represented by the block diagram of Fig. 3. 
 
Fig. 3.  Block diagram of the system decoupled based on voltage type ITM. 
Let us also assume that all the errors associated with the in-
terface part including measuring devices, D/A, A/D, etc. are 
negligible except the time delays caused by them and the sim-
ulator. Therefore, a time delay of td can be considered as the 
combination of all the delays related to the interface system. 
This will be discussed in more details in Section III. By in-
cluding td into TV, the transfer functions of Fig. 3 can be de-
fined as follows. 
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The system open loop transfer function is then equal to 
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Values of the parameters used for the first PHIL test are 
tabulated in Table I. It should be noted that these values are 
only considered to probe the analysis and do not aim to reflect 
characteristics of any specific device or system. The Bode plot 
of the system, shown in Fig. 4, implies on a stable system with 
positive gain margin and infinite phase margin. 
 
Fig. 4.  Bode diagram of the system represented by voltage type ITM. 
To address the stability issue, let us change the Thevenin 
equivalent impedance of the virtual side network to a new val-
ue with the Laplace transform of 25 + 0.016s, while the HuT 
side remains unchanged. The Bode plot for the system is 
shown in Fig. 5 with the solid lines. It can be seen that, the 
system has a negative gain margin (i.e., the gain is above 0 dB 
in the phase crossover point of – 180°). Although the original 
system without the time delay has an infinite gain margin, the 
inclusion of the time delay makes the system unstable. 
TABLE I. Parameters Used for the Tests 
System Parameter Value 
vS,Virtual 45 sin(100πt), V 
LVirtual 12, mH 
RVirtual 18, Ω 
vS,HuT 35 sin(100πt–25°), V 
LHuT 14, mH 
RHuT 21, Ω 
td 20, μs 
To counter this problem, a negative pole is added in the 
open loop path. This is achieved by low-pass filtering IHuT to 
obtain IVirtual such that TI is changed to  
s
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+
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α
α
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where α is the corner frequency of the LPF in rad/s. Therefore, 
the open loop transfer function of the system will change to 
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The Bode plots for the open loop transfer function of (4) for 
α = 5000 and α = 50000 are shown in Fig. 5. It can be seen 
that the gains are below 0 dB in the phase crossover points 
indicating a stable system. It is also evident from the results 
that larger stability margins can be achieved with smaller val-
ue of cut-off frequency. Experimental time domain test results 
will be presented in the Section IV. 
 
Fig. 5.  Bode diagram of the system for changed virtual side impedance. 
 
Fig. 6.  System under study represented based on current type ITM. 
B. Current Type Interface 
Now let us consider the current type ITM [1, 10]. The sys-
tem under study can then be represented as in Fig. 6. A con-
trolled current source injects current to HuT based on the cal-
culated current of the virtual side. The voltage of HuT is then 
measured and fed back to the virtual side using a controlled 
voltage source. The block diagram of the system is shown in 
Fig. 7. Again, we assume that the interface part is ideal with a 
unity gain and there is only a time delay associated it. From 
Fig. 7, we get the following 
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The open loop transfer function of the system is 
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Fig. 7.  Block diagram of the system decoupled based on current type ITM. 
The Thevenin parameters RVirtual and LVirtual are now chosen 
as 25 Ω and 16 mH respectively, while other parameters re-
main the same as given in Table I. The Bode plot of the sys-
tem is shown in Fig. 8, which indicates a stable system. Note 
that for the same value of the virtual side impedance voltage 
type interface was unstable (Fig.5, the solid lines), while the 
current type interface shows a completely different behavior. 
 
Fig. 8.  Bode plot of the system represented by current type ITM. 
It is interesting to note that the current type interface has 
almost a reciprocal response to the voltage type. For example, 
let us now choose a virtual network for which the Laplace 
transform of the Thevenin equivalent impedance is 18 + 
0.012s. The Bode plot is shown by the solid lines in Fig. 9. 
Since at the phase crossover point of – 180° the gain of the 
system is above 0 dB, it is inferred that the system is unstable. 
For the same virtual circuit parameters, the system was stable 
with voltage type interface as shown in Fig. 4. In order to sta-
bilize the system, a negative pole can be added to the open 
loop path, i.e., TV is changed to 
s
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The open-loop transfer function is then 
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The Bode plot of (8) is also shown in Fig. 9, in which the 
dashed lines show the system with α = 5000 and the dotted 
lines illustrate the system with α = 50000. It can be seen that 
the LPFs stabilize the system. Analogous to the voltage type 
interface, it is evident from the figure that stability margins are 
larger with the smaller cut-off frequencies of LPF. 
In general, given that only a time delay is associated with 
the interface, it can be concluded that without employing LPF, 
the stability of PHIL implementation depends on the equiva-
lent impedances of the virtual side and HuT. Irrespective of 
the interface type, the time delay is a determining factor for 
the stability of a PHIL simulation. With an ideal interface 
without noise, ripple, or time delay, the PHIL simulation is 
stable so long as the original system is stable. However, in 
practical cases all interface devices are non-ideal and there-
fore, there will be a potential instability for some test condi-
tions. Practical test results using RTDS and a VSC are pre-
sented in the Section IV. 
 
Fig. 9.  Bode plot for the changed virtual side impedance. 
III. EFFECT OF DELAYS ON STABILITY 
Several factors may affect accuracy and stability of PHIL 
simulations. Amongst them, time delays caused by different 
components in the loop have a crucial impact on these issues. 
As shown in Fig.10, these delays can be categorized as follows 
tM : time delay of voltage and current measuring devices 
tA / D : time required for converting analogue signals to digital 
tRTS : time required by the real-time digital simulator 
tD / A : time delay caused by digital to analogue converter 
tVSC : time delay of the power amplifier and driver. 
Therefore, the total time delay of a PHIL open loop transfer 
function, td will be 
VSCADRTSDAMd tttttt ++++= //            (9) 
 
Fig. 10.  Time delays in a PHIL simulation. 
However, the main portion of td includes the computation 
time required by the real-time simulator i.e. tRTS. To probe the 
effect of total time delay, td, on stability of a PHIL test let us 
consider the unstable current type interface case in the Section 
II where ZHuT is 21 + 0.014s and ZVirtual is 18 + 0.012s. As 
demonstrated in that section, an LPF with a cut-off frequency 
of α can improve the stability of the system. Nevertheless, 
stable operation of the system directly relates to the loop de-
lay. Fig. 11 illustrates stability margins of the case while td is 
changed from 0 to 150 μs for four different LPF cut-off fre-
quencies. The plot demonstrates the lesser is the time delay, 
the more are the stability margins. 
Taking into account that LPFs impose a phase shift be-
tween measured data and the filtered signal, it can be conclud-
ed that the stability improvement achieved by employing an 
LPF always sacrifices some fraction of the results accuracy. A 
lower value of the cut-off frequency improves the stability 
more than a higher one, but on the other hand it adversely af-
fects the accuracy. It can also be inferred from Fig. 11 that for 
the systems with higher computing speeds, i.e. less time de-
lays, higher cut-off frequencies can be chosen. This implies a 
more accurate simulation while stability margins are still in an 
acceptable level. So, real-time digital simulators with higher 
processing speeds can provide more stability margins and 
more accurate results simultaneously. 
 
Fig. 11.  Effect of delay and filter cut-off frequency on stability margins. 
IV. EXPERIMENTAL RESULTS 
In order to experimentally verify the hypotheses of the pre-
vious sections, an RTDS and a SEMIKRON modular IGBT 
stack are utilized. The SEMIKRON VSC serves as the power 
amplifier between the virtual network in the RTDS and the 
HuT. The virtual side of the system is simulated in the RTDS 
using its Graphical User Interface (GUI), RSCAD with a cir-
cuit solution time-step of 12 μs. The RTDS Gigabit-
Transceiver Digital Output (GTDO) card is used to import the 
generated switching signals to the VSC driver board. The re-
quired HuT voltages and currents are measured and transferred 
to the Gigabit-Transceiver Analogue Input (GTAI) card of the 
RTDS. Fig. 12 shows the practical setup used to perform the 
experimental tests. 
 
Fig. 12.  Photograph of the hardware setup. 
The aim of the VSC controller in the voltage type and cur-
rent type interfaces is to follow vVirtual and iVirtual as accurate as 
possible, respectively. Hence, any type of controller that can 
serve this purpose can be utilized. In this paper, the control 
scheme is based on state feedback as has been discussed in 
[11] (not discussed here due to page limit). A triangle wave-
form of 10 KHz is used to generate PWM switching signals. 
A. Voltage Type Interface 
For this type of interface, the hardware side of Fig.1 is con-
nected to the VSC through an LC filter of 10 mH and 650 μF. 
vS,Virtual and vS,HuT are the same as given in Table 1. Fig. 13 
shows the PHIL test results for ZVirtual = 18 + 0.012s and ZHuT 
= 21 + 0.014s. Based on the discussion given in Section II, the 
system is stable. In order to have a benchmark to evaluate the 
results of the experimental tests, the original system of Fig. 1 
is simulated in RSCAD as well. So, the current and voltage 
errors shown in the figure are the difference between the volt-
age and current of the original circuit and the HuT. Since the 
hardware model cannot be expected to reflect the exact char-
acteristics of the real one, some portion of the error would be 
due to inaccurate models and is not associated with the PHIL 
simulation. More detailed discussions about evaluating accu-
racy of PHIL simulations can be found in [12]. Note that, the 
data are collected from RTDS (RSCAD, RunTime) and then 
are plotted using MATLAB for better clarity. As can be un-
derstood from the figure, results confirm the stable operation 
of the system. 
 
Fig. 13.  Practical PHIL results for inherently stable voltage type interface. 
Now, let us alter ZVirtual to 25 + 0.016s and keep ZHuT un-
changed. According to the analysis of Section II, without tak-
ing any measure, PHIL simulation of such system will be un-
stable. Fig. 14 shows the experimental results of implementing 
the PHIL test where two different cut-off frequencies, α, are 
considered for the LPF. Gains of the controller are the same in 
both cases to maintain the focus only on effect of the LPF. As 
it is evident from the sub-plots (b) and (d), the error corre-
sponding to the larger α, is smaller. However, as it is shown in 
Fig. 11 and discussed in Section III, α cannot be an arbitrary 
large number since it will reduce the stability margins and may 
result in an unstable operation. 
B. Current Type Interface 
In order to enable the VSC to track the reference current, an 
LCL filter is utilized, where the filter’s capacitance and high 
frequency and low frequency side inductances are 50 μF, 10 
mH, and 100 mH respectively. According to the analysis of 
Section II, the current type interface would be stable for ZVirtual 
= 25 + 0.016s and ZHuT = 21 + 0.014s. It is clear in plots of 
Fig. 15 that the results of the experimental implementation of 
the PHIL test also verify the stable operation of the system. 
Here, again the error is defined as the difference between the 
original circuit and HuT quantities. 
 
Fig. 14.  Practical PHIL results for inherently unstable voltage type interface. 
 
Fig. 15.  Practical PHIL test results for inherently stable current type interface. 
For this type of interface, changing ZVirtual to 18 + 0.012s 
makes the closed loop system unstable. LPFs with two differ-
ent cut off frequencies are used for stabilization. It is clear in 
plots of Fig. 16 that the system does not show any unstable 
behavior. Analogous to the voltage type interface, error is 
smaller when a larger cut-off frequency is chosen for the LPF.  
For both the stabilized cases shown in Fig. 14 and 16, a re-
design of the controller could lead to better tracking for α = 
5000. But on the other hand, for α = 50000 the redesigned 
controller may lead to an unstable situation since the LPF does 
not provide sufficient stability margins to change the control-
ler parameters freely without the risk of retrograding stability. 
V. CONCLUSIONS 
In this paper, stability and accuracy of PHIL simulations 
are discussed through analytical studies as well as experi-
mental tests. Effects of impedances of HuT and virtual side on 
stability for the voltage type and current type interfaces are 
analyzed. It has been concluded that equivalent impedance of 
the two sides is a determining factor for stability. The voltage 
type interface is stable when equivalent impedance of the vir-
tual side is smaller than HuT impedance. On the other hand, 
when HuT impedance is smaller than virtual side equivalent 
impedance, current type interface is stable. In other words, 
aside from the type of interface, if the impedance which is 
connected to the current source is smaller, the system will be 
stable. Moreover, time delay caused by different components 
including the real-time computer is another important factor 
that can limit stability margins. It has been shown that an LPF 
can improve the stability of PHIL but its parameters must be 
tuned carefully. Although the smaller corner frequencies imply 
on more stability margins, increasing the time delay imposed 
by the filter deteriorates the accuracy of the results. Practical 
PHIL test results using an RTDS confirm the validity of the 
proposed analysis. 
 
Fig. 16.  Practical PHIL results for inherently unstable current type interface. 
REFERENCES 
[1] X. Wu and A. Monti, "Methods for partitioning the system and 
performance evaluation in power-hardware-in-the-loop simulations. 
Part I," in Industrial Electronics Society, 2005. IECON 2005. 31st 
Annual Conference of IEEE, 2005, p. 6 pp. 
[2] S. Goyal, G. Ledwich, and A. Ghosh, "Power Network in Loop: A 
Paradigm for Real-Time Simulation and Hardware Testing," Power 
Delivery, IEEE Transactions on, vol. 25, pp. 1083-1092, 2010. 
[3] M. Steurer, F. Bogdan, W. Ren, M. Sloderbeck, and S. Woodruff, 
"Controller and Power Hardware-In-Loop Methods for Accelerating 
Renewable Energy Integration," in Power Engineering Society General 
Meeting, 2007. IEEE, 2007, pp. 1-4. 
[4] R. Kuffel, J. Giesbrecht, T. Maguire, R. P. Wierckx, and P. McLaren, 
"RTDS-a fully digital power system simulator operating in real time," in 
WESCANEX 95. Communications, Power, and Computing. Conference 
Proceedings., IEEE, 1995, pp. 300-305 vol.2. 
[5] P. Minwon and Y. In-Keun, "A novel real-time simulation technique of 
photovoltaic generation systems using RTDS," Energy Conversion, 
IEEE Transactions on, vol. 19, pp. 164-169, 2004. 
[6] A. H. Etemadi and R. Iravani, "Overcurrent and Overload Protection of 
Directly Voltage-Controlled Distributed Resources in a Microgrid," 
Industrial Electronics, IEEE Transactions on, vol. 60, pp. 5629-5638, 
2013. 
[7] T. Logenthiran, D. Srinivasan, A. M. Khambadkone, and A. Htay Nwe, 
"Multiagent System for Real-Time Operation of a Microgrid in Real-
Time Digital Simulator," Smart Grid, IEEE Transactions on, vol. 3, pp. 
925-933, 2012. 
[8] R. Wei, M. Steurer, and T. L. Baldwin, "Improve the Stability and the 
Accuracy of Power Hardware-in-the-Loop Simulation by Selecting 
Appropriate Interface Algorithms," Industry Applications, IEEE 
Transactions on, vol. 44, pp. 1286-1294, 2008. 
[9] A. Viehweider, G. Lauss, and L. Felix, "Stabilization of Power 
Hardware-in-the-Loop simulations of electric energy systems," 
Simulation Modelling Practice and Theory, vol. 19, pp. 1699-1708, 
2011. 
[10] X. Wu, S. Lentijo, and A. Monti, "A novel interface for power-
hardware-in-the-loop simulation," in Computers in Power Electronics, 
2004. Proceedings. 2004 IEEE Workshop on, 2004, pp. 178-182. 
[11] A. Ghosh and G. Ledwich, "High bandwidth voltage and current control 
design for voltage source converters," in Universities Power 
Engineering Conference (AUPEC), 2010 20th Australasian, 2010, pp. 
1-6. 
[12] R. Wei, M. Steurer, and T. L. Baldwin, "An Effective Method for 
Evaluating the Accuracy of Power Hardware-in-the-Loop Simulations," 
Industry Applications, IEEE Transactions on, vol. 45, pp. 1484-1490, 
2009. 
